

## Model Name: GA-Z97-D3H

1.11

SHEET


TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU_LGA1150-A
05	CPU_LGA1150-B
06	CPU_LGA1150-C
07	DDR III CHANNEL A
08	DDR III CHANNEL B
09	PCH_FDI,DMI,USB,PCIE
10	PCH_RGB,CLK BUFFER
11	PCH_HOST,SATA,PCI
12	PCH_GPIO,CTRL,AUDIO
13	PCH_PWR,GND
14	PCI EXPRESS*16 SLOT
15	PCIEX1*2 , PCIEX4 SLOT
16	ITE8892 PCI BRIDGE
17	PCI SLOT 1&2
18	I/O ITE8728
19	COM, -PROHOT, R_USB
20	Dual BIOS , TPM SLB9635TT
21	ALC892 CODEC
22	REAR AUDIO JACK
23	VCORE PWM_IR3564a
24	VCORE+DDR PWM IR3553+IR3598
25	ME POWER
26	NCP3933 OVER VOLTAGE
27	DISCRETE POWER

SHEET

TITLE

28	F_PANEL , F_USB2.0/3.0
29	ATX POWER, CLOCK GEN
30	HWM , KB/MS , FAN CTRL
31	LAN INTEL i217
32	DVI
33	HDMI , R_USB30
34	TABLE LIST
35	
36	
37	
38	
39	
40	



Gigabyte Technology

Title		
Cover Sheet		
Size	Document Number	Rev
Custom	GA-Z97-D3H	1.11
Date:	Friday, June 20, 2014	Sheet 1 of 34

## GA-Z97-D3H

## Component value change history

Data	Change Item	Reason
0.1-11	1. M_BIOS要加腳座,腳座放在SMD,BIOS零件放在DIP區	
	2. PCH_HS & MOS_HS 料號要UPDATE	
	3. F_USB30硬殼料號,M2 & SATA EXPRESS料號	
	4. SLOT顏色確認	
0.2		
H97-D3H	1. Z97 --> H97	
	2. NCT3933只保留U7,其餘移除,包含MR3/MR16 10/4	
	3. INTEL SBA enable : N_GPIO37	
	4. Vcore MOSFET改上一下一,注意擺放位置,Thermistor位置(注意:阻值不同)	
0.3	1. ADD PCH_HS & MOS_HS料號	
	2. HR2/3/18/19 28K/4/1 --> 2.2K/4/1	
	3.N_GPIO73 NR134 Change to NR253	
	4.ADD SER11	
	5.背面電容移除	
	6. M2螺絲 M2_80A M2_80B	
	7.anti pop	
	8. DR130/DR140 2.87K/4/1 , DAR11 4.99K/4/1, DAR17:4.12K/4/1	
	9. ESD IC 指定 : AZC099-04S.R7G/SOT23-6L/[10DEF-550099-20R_10TA1-0I8902-10R]	
	10. Remove M_BIOS SOCKET	
	11. Vcore P-PAK 改成 : S1RA12DP/PPAKS08/2070pF/4.3m/[10IF9-040012-10R_10IF9-040406-10R]	
	12. Non-Vcore P-PAK 改成 : S1RA18DP-T1/PPAKSO-8/1000pF/7.5m/[10IF9-070018-01R_10IF9-070410-00R]	
10A-0307	1. REMOVE M2RN2	
	2. Vcore / Non-Vcore 指定用 VISHAY	
	3. VGA指定用 : VGA/BK/SC/RA/D/2/HR/[11NR6-103015-12R]	
10B-0411	1. UPDATE Z97 料號:10HB1-030Z97-20R	
10C-0425	1. SATA EXPRESS CAP : SEC1-SEC8 CHANGE TO 0.1u/4/X7R/16V/K	
10D-0509	1. MA_DQ1-MA_DQ3 --> NTMFS4C10NT1G/PPAK/970pF/7.3m/[10IF9-070410-00R]	
11A-0603	1. AUDIO LED 模組線路 MASK --> Non-MASK	
11C-0623	1. SATA/SATA EXPRESS /M2 AC couple cap change to short pad	

## Circuit or PCB layout change


DATE	Change Item	Reason
2013/10/18	1. H87-D3H 1.12 修改成 Z97-D3H 0.1	
2013/01/10 PCB:0.2	1. DVI add level shifter IC 2. Fix M2 & SATA EXPRESS circuit 3. CPU_OPT & SYS_FAN1 FAN Control change	
PCB:0.3	1. All 0ohm SHORT PAD (包含0402,0603,0805,8P4R) 2. Vcore 一上二下 --> 另一顆是否mask? 3. Remove BIOS_PH 4. Update "NGFF-M-75P-8CM-1" & "C0402-2" 5. Add "SER11" for M2 control circuit 6. Fix Audio pop noise 7. 2_5LEVEL control , NR205 改R0402-2-SHORT10 8. 背面電容mask (包含CPU & PCH) 9. DFM check 10. BIOS_PH 改成 MASK	
PCB:1.0	1. All 0ohm SHORT PAD (包含0402,0603,0805,8P4R)	
PCB:1.1	1. AUDIO LED 模組線路 MASK --> Non-MASK	
PCB:1.01	1. SATA/SATA EXPRESS /M2 AC couple cap change to short pad	

Gigabyte Technology

Title			BOM & PCB MODIFY HISTORY		
Size	Document Number	GA-Z97-D3H			Rev
Custom					1.11
Date:	Thursday, June 26, 2014	Sheet	2	of	34


# BLOCK DIAGRAM

www.xinxunwei.com 400-800-9990




- PCIEx1\_1
- PCIEx16 Slot
- PCI Slot
- PCI Slot
- PCIEx4
- PCI Slot
- PCIEx1\_2

LGA1150 (E)



CFG 0-17 all internal PULL-UP

**LGA1150 (D)**



FDI:12/4/4/4/12(breakout min 6/4/4/4/6)  
Impedance=85 +- 17.5%


```

FDI_TXP[0..1]  >>> FDI_TXP[0..1]  9
FDI_TXN[0..1]  >>> FDI_TXN[0..1]  9

```

LGA1155 (C)

PCIEX16:20/5/4/5/20(breakout min 10/4/4/4/10)  
Impedance=80 +- 17.5%



DMI:12/4/4/4/12(breakout min 8/4/4/4/8)  
Impedance=85 +- 17.5%

PA_EXP_TXP[0..15]	>>	PA_EXP_TXP[0..15]	14
PA_EXP_TXN[0..15]	>>	PA_EXP_TXN[0..15]	14
PA_EXP_RXP[0..15]	>>	PA_EXP_RXP[0..15]	14
PA_EXP_RXN[0..15]	>>	PA_EXP_RXN[0..15]	14

-CPURST

### 1.1V分壓

A\_CPUST A\_CPUST 11  
WBC3  
1n4/X7R/50V/K


## CPU SVID




## CPU PU/PD



SM	REF
----	-----



THRMTRIP DISABLE



## Gigabyte Technology

**CPU LGA1150-A**

GA-Z97-D3H

1.11

LGA1150

(A)


LGA1150A		MAAA0	AU13	DDR0_MA0	DDR0_D00	AD38	MDA0
		MAAA1	AV16	DDR0_MA1	DDR0_D01	AD39	MDA1
		MAAA2	AU16	DDR0_MA2	DDR0_D02	AF38	MDA2
		MAAA3	AW17	DDR0_MA3	DDR0_D03	AF39	MDA3
		MAAA4	AU17	DDR0_MA4	DDR0_D04	AD37	MDA4
		MAAA5	AW18	DDR0_MA5	DDR0_D05	AD40	MDA5
		MAAA6	AV17	DDR0_MA6	DDR0_D06	AE37	MDA6
		MAAA7	AT18	DDR0_MA7	DDR0_D07	AF40	MDA7
		MAAA8	AU18	DDR0_MA8	DDR0_D08	AH40	MDA9
		MAAA9	AT19	DDR0_MA9	DDR0_D09	AH39	MDA10
		MAAA10	AW11	DDR0_MA10	DDR0_D10	AK38	MDA10
		MAAA11	AV19	DDR0_MA11	DDR0_D11	AK39	MDA11
		MAAA12	AU19	DDR0_MA12	DDR0_D12	AH37	MDA12
		MAAA13	AY10	DDR0_MA13	DDR0_D13	AH38	MDA13
		MAAA14	AT20	DDR0_MA14	DDR0_D14	AK37	MDA14
		MAAA15	AU21	DDR0_MA15	DDR0_D15	AK40	MDA15
		MODT_A0	AW10	DDR0_ODT0	DDR0_D16	AM40	MDA17
		MODT_A1	AY8	DDR0_ODT1	DDR0_D17	AM39	MDA21
		MODT_A2	AW9	DDR0_ODT2	DDR0_D18	AP38	MDA18
		MODT_A3	AU8	DDR0_ODT3	DDR0_D19	AP39	MDA19
					DDR0_D20	AM37	MDA20
					DDR0_D21	AM38	MDA16
					DDR0_D22	AP37	MDA22
					DDR0_D23	AP40	MDA23
					DDR0_D24	AW37	MDA29
					DDR0_D25	AU35	MDA26
					DDR0_D26	AW35	MDA27
					DDR0_D27	AT37	MDA28
					DDR0_D28	AU37	MDA24
					DDR0_D29	AT35	MDA30
					DDR0_D30	AW35	MDA31
					DDR0_D31	AY6	MDA33
					DDR0_D32	AU6	MDA37
					DDR0_D33	AW4	MDA34
					DDR0_D34	AW4	MDA35
					DDR0_D35	AW6	MDA32
					DDR0_D36	AW4	MDA38
					DDR0_D37	AW4	MDA39
					DDR0_D38	AR1	MDA41
					DDR0_D39	AR4	MDA45
					DDR0_D40	AN3	MDA42
					DDR0_D41	AN4	MDA43
					DDR0_D42	AR2	MDA44
					DDR0_D43	AR3	MDA40
					DDR0_D44	AN2	MDA46
					DDR0_D45	AN1	MDA47
					DDR0_D46	AL1	MDA49
					DDR0_D47	AL4	MDA53
					DDR0_D48	AL4	MDA50
					DDR0_D49	AJ4	MDA51
					DDR0_D50	AL2	MDA52
					DDR0_D51	AL3	MDA48
					DDR0_D52	AJ2	MDA54
					DDR0_D53	AJ1	MDA55
					DDR0_D54	AG1	MDA57
					DDR0_D55	AG4	MDA61
					DDR0_D56	AE3	MDA58
					DDR0_D57	AE4	MDA59
					DDR0_D58	AG2	MDA60
					DDR0_D59	AG3	MDA56
					DDR0_D60	AE2	MDA62
					DDR0_D61	AE1	MDA63
					DDR0_D62	AE39	DQSA0
					DDR0_D63	AJ39	DQSA1
					DDR0_D64	AN39	DQSA2
					DDR0_D65	AV36	DQSA3
					DDR0_D66	AV5	DQSA4
					DDR0_D67	AP3	DQSA5
					DDR0_D68	AK3	DQSA6
					DDR0_D69	AF3	DQSA7
					DDR0_D70	AV32	DQSA8
					DDR0_D71	AE38	DQSA9
					DDR0_D72	AJ38	DQSA1
					DDR0_D73	AN38	DQSA2
					DDR0_D74	AJ36	DQSA3
					DDR0_D75	AW5	DQSA4
					DDR0_D76	AP2	DQSA5
					DDR0_D77	AK2	DQSA6
					DDR0_D78	AF2	DQSA7
					DDR0_D79	AJ32	DQSA8
					DDR0_D80		

HASWELL[10SC1-F01150-01R\_10SC1-F01150-03R]

LGA1150

(B)


LGA1150B		MAAB0	AL19	DDR1_MA0	AE34	MD80
		MAAB1	AK23	DDR1_MA1	AE35	MD81
		MAAB2	AM22	DDR1_MA2	AG35	MD82
		MAAB3	AM23	DDR1_MA3	AH35	MD83
		MAAB4	AP23	DDR1_MA4	AD34	MD84
		MAAB5	AL23	DDR1_MA5	AD35	MD85
		MAAB6	AY24	DDR1_MA6	AG34	MD86
		MAAB7	AV25	DDR1_MA7	AH34	MD87
		MAAB8	AU26	DDR1_MA8	AL34	MD88
		MAAB9	AW25	DDR1_MA9	AL35	MD89
		MAAB10	AP18	DDR1_MA10	AK31	MD810
		MAAB11	AL31	DDR1_MA11	AK31	MD811
		MAAB12	AV28	DDR1_MA12	AK34	MD812
		MAAB13	AR15	DDR1_MA13	AK35	MD813
		MAAB14	AV27	DDR1_MA14	AK32	MD814
		MAAB15	AY28	DDR1_MA15	AL32	MD815
		MODT_B0	AM17	DDR1_ODT0	AP34	MD817
		MODT_B1	AL16	DDR1_ODT1	AN31	MD819
		MODT_B2	AM16	DDR1_ODT2	AP31	MD823
		MODT_B3	AK15	DDR1_ODT3	AP35	MD820
					AP35	MD816
					AN32	MD818
					AP32	MD822
					AM29	MD825
					AP28	MD828
					AR29	MD827
					AR28	MD830
					AL28	MD824
					AL28	MD829
					AP29	MD826
					AP28	MD831
					AR12	MD832
					AL13	MD833
					AL12	MD835
					AR13	MD836
					AP13	MD837
					AM13	MD838
					AM12	MD839
					AR9	MD845
					AP9	MD841
					AR6	MD847
					AP6	MD843
					AR10	MD844
					AP10	MD840
					AR7	MD846
					AP7	MD842
					AM9	MD852
					AL9	MD853
					AL6	MD850
					AL7	MD855
					AM10	MD848
					AL10	MD849
					AM6	MD854
					AM7	MD851
					AH6	MD861
					AH7	MD860
					AE6	MD859
					AE7	MD863
					AJ6	MD856
					AJ7	MD857
					AF6	MD858
					AF7	MD862
					AF35	DQSB0
					AL33	DQSB1
					AN28	DQSB2
					AN28	DQSB3
					AN12	DQSB4
					AP8	DQSB5
					AL8	DQSB6
					AG7	DQSB7
					AN25	DQSB8
					AF34	DQSB9
					AK33	DQSB1
					AN33	DQSB2
					AN29	DQSB3
					AN13	DQSB4
					AR8	DQSB5
					AM8	DQSB6
					AG6	DQSB7
					AN26	DQSB8



HASWELL[10SC1-F01150-01R\_10SC1-F01150-03R]

LGA1150

(CR)

LGA1150  
ILM\_BP\_CR/115X/NORMAL NI

DDR BUS

7 MODT_A[0..3]	MODT_A0..3
8 MODT_B[0..3]	MODT_B0..3
7 MDA[0..63]	MDA0..63
8 MDB[0..63]	MDB0..63
7 DQSA[0..7]	DQSA0..7
7 -DQSA[0..7]	-DQSA0..7
7 MAA[0..15]	MAA0..15
8 MAB[0..15]	MAB0..15
8 DQSB[0..7]	DQSB0..7
8 -DQSB[0..7]	-DQSB0..7

Gigabyte Technology

Title			CPU LGA1150-B
Size	Document Number	GA-Z97-D3H	
Custom			Rev 1.1
Date:	Friday, June 20, 2014	Sheet	5 of 34









DDR3

(B)




DDR3

www.xinxunwei.com 400-800-9990



DDR3 REF1




DDR3 1066,1333,1600MHZ BANDWIDTH

DDR3 1066MHZ  
DDR3 clock=533MHZ  
DDR3 single channel bandwidth=533x2x8Byte=8.5GB/s  
DDR3 dual channel bandwidth=533x2x2x8Byte=17GB/s

DDR3 1333MHZ  
DDR3 clock=667MHZ  
DDR3 single channel bandwidth=10.6GB/s  
DDR3 dual channel bandwidth=21GB/s

DDR3 1600MHZ  
DDR3 clock=800MHZ  
DDR3 single channel bandwidth=12.8GB/s  
DDR3 dual channel bandwidth=25.6GB/s

COUPON



CPU

DTMM4 (黑色) CHA  
DTMM2 (灰色)  
DTMM3 (黑色) CHB  
DTMM1 (灰色)


Gigabyte Technology

Title				
DDR3 CHANNEL B				
Size	Document Number			Rev
Custom	GA-Z97-D3H			1.11
Date:	Sheet		8	of 34






# PCH (E)




VGA DISABLE	
R,G,B	NC OR GND
IRTN / IREF	GND
VGA_HSYNC, VGA_VSYNC, DDC_CLK, DDC_DATA	NC
POWER VCCADAC(AF2), VCCADACBG(AE1)	GND

Flex1,2,3,4 : 14/24/33/48MHZ



X'TAL 25MHz須參考GND  
CRYSTAL/TRACE 週邊不要有訊號,VIA靠近  
走線遠離其他40mil以上


PCHG



PCIEX4 CLOCK(PE\_SRCCLK\_3GIO1)  
由PIN R6,R7 換成PIN W7,W6  
避免跟CRYSTAL 25MHz干擾


Differential Clock:18/4/6/4/18  
Impedance=90 +- 15%

## PCH CLK PD




Mount for integrated clock Generation Mode


## VGA ESD




## VGA DDC



## VGA DDC




## VGA CONNECTOR




## Gigabyte Technology

Title		
PCH DISPLAY ,CLK BUFFER		
Size	Document Number	Rev
Custom	GA-Z97-D3H	1.11
Date:	Friday, June 20, 2014	Sheet 10 of 34

## PCHC






GPIO38 Ctrl






BOOT DEVICE	GP51	GP19
LPC	0	0
SPI	1	1

Default int pull up on GP51,  
Default SPI boot devices











# PCIEX16 CAP



# PCIEX16 PROTECT SHT


+12 protect short-wire test



# PCIEX16 AC CAP

PA EXP TXP0	PAC5	0.22u/4/X5R/6.3V/K	PA EXP TXP0 C
PA EXP TXN0	PAC4	0.22u/4/X5R/6.3V/K	PA EXP TXN0 C
PA EXP TXP1	PAC6	0.22u/4/X5R/6.3V/K	PA EXP TXP1 C
PA EXP TXN1	PAC7	0.22u/4/X5R/6.3V/K	PA EXP TXN1 C
PA EXP TXP2	PAC8	0.22u/4/X5R/6.3V/K	PA EXP TXP2 C
PA EXP TXN2	PAC9	0.22u/4/X5R/6.3V/K	PA EXP TXN2 C
PA EXP TXP3	PAC10	0.22u/4/X5R/6.3V/K	PA EXP TXP3 C
PA EXP TXN3	PAC11	0.22u/4/X5R/6.3V/K	PA EXP TXN3 C
PA EXP TXP4	PAC12	0.22u/4/X5R/6.3V/K	PA EXP TXP4 C
PA EXP TXN4	PAC13	0.22u/4/X5R/6.3V/K	PA EXP TXN4 C
PA EXP TXP5	PAC14	0.22u/4/X5R/6.3V/K	PA EXP TXP5 C
PA EXP TXN5	PAC15	0.22u/4/X5R/6.3V/K	PA EXP TXN5 C
PA EXP TXP6	PAC16	0.22u/4/X5R/6.3V/K	PA EXP TXP6 C
PA EXP TXN6	PAC17	0.22u/4/X5R/6.3V/K	PA EXP TXN6 C
PA EXP TXP7	PAC19	0.22u/4/X5R/6.3V/K	PA EXP TXP7 C
PA EXP TXN7	PAC18	0.22u/4/X5R/6.3V/K	PA EXP TXN7 C
PA EXP TXP8	PAC20	0.22u/4/X5R/6.3V/K	PA EXP TXP8 C
PA EXP TXN8	PAC21	0.22u/4/X5R/6.3V/K	PA EXP TXN8 C
PA EXP TXP9	PAC22	0.22u/4/X5R/6.3V/K	PA EXP TXP9 C
PA EXP TXN9	PAC23	0.22u/4/X5R/6.3V/K	PA EXP TXN9 C
PA EXP TXP10	PAC24	0.22u/4/X5R/6.3V/K	PA EXP TXP10 C
PA EXP TXN10	PAC25	0.22u/4/X5R/6.3V/K	PA EXP TXN10 C
PA EXP TXP11	PAC26	0.22u/4/X5R/6.3V/K	PA EXP TXP11 C
PA EXP TXN11	PAC27	0.22u/4/X5R/6.3V/K	PA EXP TXN11 C
PA EXP TXP12	PAC28	0.22u/4/X5R/6.3V/K	PA EXP TXP12 C
PA EXP TXN12	PAC29	0.22u/4/X5R/6.3V/K	PA EXP TXN12 C
PA EXP TXP13	PAC30	0.22u/4/X5R/6.3V/K	PA EXP TXP13 C
PA EXP TXN13	PAC31	0.22u/4/X5R/6.3V/K	PA EXP TXN13 C
PA EXP TXP14	PAC32	0.22u/4/X5R/6.3V/K	PA EXP TXP14 C
PA EXP TXN14	PAC33	0.22u/4/X5R/6.3V/K	PA EXP TXN14 C
PA EXP TXP15	PAC34	0.22u/4/X5R/6.3V/K	PA EXP TXP15 C
PA EXP TXN15	PAC35	0.22u/4/X5R/6.3V/K	PA EXP TXN15 C

# PCIEX16 SLOT



PCIEX16:16/5/5/5/16


PA EXP RXP[0..15] >>> PA\_EXP\_RXP[0..15] 4  
PA EXP RXN[0..15] >>> PA\_EXP\_RXN[0..15] 4  
PA EXP TXP[0..15] >>> PA\_EXP\_TXP[0..15] 4  
PA EXP TXN[0..15] >>> PA\_EXP\_TXN[0..15] 4

PCI-E REV:1.1--> 2.5GHZ  
PCE-E X1(單向) BANDWITH=2.5GHz\*(8b/10b)=2Gb/s=250MB/s  
PCE-E X1(雙向) BANDWITH=2.5GHz\*(8b/10b)X2=4Gb/s=500MB/s  
PCE-E X16(單向) BANDWITH=2.5GHz\*(8b/10b)X16=32Gb/s=4GB/s  
PCE-E X16(雙向) BANDWITH=2.5GHz\*(8b/10b)X16X2=64Gb/s=8GB/s  
PCI-E REV:2.0--> 5GHZ

Gigabyte Technology			
Title PCI EXPRESS * 16			
Size Custom	Document Number GA-Z97-D3H	Rev 1.11	
Date: Friday, June 20, 2014	Sheet 14	of 34	




## PCIEX4 SLOT




	N_PCIE_4_SW (PCH GPIO48)	PCIEX4_X1 (SIO_GPIO26)
PCIEX1, PCIEX4 --> X1 (Default)	H	H
PCIEX4 No devices PCIEX4 --> X1	H	H
PCIEX4 Have devices PCIEX4 --> X4	L	L
PCIEX1_1/2 --> N/A		


## PCIEX1\_1



## PCIEX1\_2



## PCIEX4/X1 SWITCH



Function	SEL
X1--> x0a	L;PCIEX4 SLOT-->X1
X1--> x0b	H;PCIEX4 SLOT-->X4


## Gigabyte Technology

Title	PCIE X1 1,2	Rev	1.11
Size	Document Number		
Custom	GA-Z97-D3H		
Date	Friday, June 20, 2014	Sheet	15 of 34






## SIO IT8728F



CPU\_FAN  
SYS\_FAN1  
SYS\_FAN2



27 5VAUX\_SW  
29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD


29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

29 PWOK  
15 PCIE4\_X1  
21 G\_PLED  
30 FANIO4  
30 FANIO5  
30 FANPWM3  
27 VCC15\_EN  
23 VTT\_PWRGD

IT8620E GPIO問題匯整	
PIN 50	GP26--- 第一次接上POWER時會拉 LO
PIN 90/91	DEFAULT為HLED FUNCTION, GP93 BYPASS TO GP92
	高溫時 GP92 會被拉LO(ITE BUG)
PIN 108	GP40--- POWER ON 時會拉 LO
PIN 111/112	MOUSE 跟FAN6 FUNCTION 擇一使用, 不然會互相干擾


## DUAL BIOS OPT STRAP




## SIO CAP




## Power leakage



## SIO 18V




## MB ID




## Gigabyte Technology

Title		
ITE 8620 LPC IO		
Size B	Document Number	Rev 1.11
GA-Z97-D3H		
Date: Friday, June 20, 2014	Sheet 18	of 34


## Power Leakage




## PWR SHT



## SIO PU




## SIO STRAP




JP4	1	k8 power sequency function is Disable
	0	k8 power sequency function is Enable
JP3	1 1	The default value of EC Index 63h/6Bh/73h is 80h.
	1 0	The default value of EC Index 63h/6Bh/73h is FFh.
JP5	0 1	The default value of EC Index 63h/6Bh/73h is 00h.
	0 0	The default value of EC Index 63h/6Bh/73h is 40h.

COMA




www.xinxunwei.com 400-800-9990

COM R1




COM BUFFER





R\_USB

R\_USB30



CLOSE R\_USB30





Gigabyte Technology

Title			
COM & PROHOT/Dynamic O.C.			
Size	Document Number	Rev	
Custom		1.11	
Date:	Friday, June 20, 2014	Sheet	19 of 34

## DUAL BIOS

## MOSI For DMI RX Termination Voltage





BOOT DEVICE	GNT0	GNT1
LPC	0	0
PCI	0	1
NAND	1	0
SPI	1	1

1 means floating  
0 means PD 1K



## 指定用DII

## 指定用DII




## TPM CONNECT

## BIOS Debug port




## M\_BIOS




## Gigabyte Technology



Title			BIOS	
Size	Document Number	GA-Z97-D3H		Rev
Custom				1.11
Date:	Friday, June 20, 2014	Sheet	20	of 34









# SPDIF-OUT



## Differential to Single-End AMPLIFIED



放大倍率:  $V_{OUT} = [R2 \cdot (V_+ - V_-)] / R1$   
 $= [390 \cdot [(+1.2) - (-1.2)]] / 374 = 2.5$



# LINE-IN


# MIC-IN

# SURROUND

# CEN/LFE

# SURRBACK


# AZALIA FRONT PANEL






# VCORE


[1]




[2]




[3]




[4]





# MOSFET HEATSINK



MOSHHSINK-Z97X-SLI




-PROHOT




Gigabyte Technology

Title	ISL95820_2	Rev	1.11
Size	Document Number	GA-Z97-D3H	
Date	Friday, June 20, 2014	Sheet	24 of 34




## VCC1\_05\_ME



## VCC3\_ME



## DDR\_15V



## PWR\_SEQ

DDR\_EN < DDR\_EN\_CON 18

VIN=5V, VOUT=1.5V, IOUT=25A, PHASE=1  
IRMS=11.45A

560u/FP/D/6.3V/68/8m RIPPLE CURRENT=4.7A  
Coefficient=1.7(85°C), 1(105°C)

VIN Ripple current=4.7X1.7=7.99A(85°C)  
-->故固態電容須2X7.99=15.98>11.45A







OCP:35.82A for Rds=6.7m for vishay@4.5V  
OCP:72.727A for Rds=3.3m for renesas@10V  
OCP:48A=Roset\*Iocset / Rds(on)  
=12K\*10uA / [5/5]

Remote sense請從最重的負載端點拉回


**GIGABYTE™**

RT8120\_DDR\_15V

Title: RT8120\_DDR\_15V  
Size: Custom  
Document Number: GA-Z97-D3H  
Rev: 1.11  
Date: Friday, June 20, 2014  
Sheet: 25 of 34



Function	SEL
xI--> x0a	L
xI--> x0b	H



SATA EXPRESS料號

單層:11NR6-C10118-02R













雙層:11NR6-C10236-02R



Title			
<b>M2_SATA_EXPRESS</b>			
Size	Document Number	Rev	
Custom	<b>GA-Z97-D3H</b>	<b>1.11</b>	
Date:	Friday, June 20, 2014	Sheet	26 of 34








## ATXX24 POWER CONNECTOR




Patch some PSU no internal pull up resistor




APW/2\*12/BK/VA/SN/2SHK/PA66

To prevent the 5VSB  
under loading when  
boot

## ATXX4 POWER CONNECTOR




K1-ICT



4MMH


## 【技術通報R&amp;D技術通報153】

To fix 12V light load  
abnormal issue



## PWOK PATCH


## 【技術通報R&amp;D技術通報154】




Gigabyte Technology

Title		
ATX POWER CONNECTOR		
Size	Document Number	Rev
Custom	GA-Z97-D3H	1.11
Date:	Friday, June 20, 2014	Sheet 29 of 34

## TEMP H/W MONITOR




## CPU\_FAN




## Linear SYS\_FAN


Enable Function (NCT3941S)  
Full Turn On Function (NCT3941S-A)




## SYS\_FAN1





## SYS\_FAN2



## SYS\_FAN3







## KB/USB



## Gigabyte Technology

Title	HWM,KB/MS, FAN CTRL	
Size	Document Number	Rev
Custom	GA-Z97-D3H	1.11
Date	Friday, June 20, 2014	Sheet 30 of 34








HDMI: 20/4/6/4/20

Impedance=85 +- 17.5%

## HDMI LEVEL SHIFT




PTN3360: PIN 4/10/34/35 NC PIN, 都不上值; 只上HR12:10K  
 ASM1442: 紅色框要上, HR12:3.16K

## 【技術通報R&amp;D技術通報150】

HDMI eye diagram 1.4版(deep color)會fail


原因: 因目前的HDMI訊號過長,造成RISING TIME過慢,而會壓到eye diagram

改善: ASMEDIA ASM1442 : 3.16K(PIN6 PULL DOWN電阻) 10ohm(PIN4 PULL DOWN電阻)



FUSEVCC\_R3

1u4/X5R/6.3V/K



GIGABYTE™

Title		
HDMI & USB		
Size	Document Number	Rev
Custom	GA-Z97-D3H	1.11
Date:	Friday, June 20, 2014	Sheet 33 of 34


PCH GPIO LIST TABLE

PIN NAME	PWR	Default	USAGE	NOTE
GP0	MAIN	H-Z	GPI0	N/A
GP1/TACH1	MAIN		GPI01	N/A
GP2/PIRQ#	MAIN		GPI -PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN		GPI -PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN		GPI -PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN		GPI -PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN		GPI PCIEX1 Detect	P/U 8.2K VCC3
GP7/TACH3	MAIN		GPI GPIO7	P/U 8.2K VCC3
GP8	STBY	H	GPI08	N/A
GP9/OC5#	STBY		NATIVE USB OC5#	N/A
GP10/OC6#	STBY		NATIVE USB OC6#	N/A
GP11/SMBALERT#	STBY		NATIVE USB PWR protect	P/U 8.2K 3VDUAL
GP12	STBY	L	GPI GPIO12	N/A
GP13	STBY	L	GPI LPCPME#	P/U 8.2K 3VDUAL
GP14/OC7#	STBY		NATIVE USB OC7#	N/A
GP15	STBY	L	GPI GPIO15(TLS Enable)	P/U 8.2K 3VDUAL
GP16	MAIN		GPI016	P/U 8.2K VCC3
GP17/TACH0	MAIN		GPI017	P/U 8.2K VCC3
GP18	MAIN		GPI Mobile Only	N/A
GP19	MAIN		GPI019	P/U 8.2K VCC3
GP20	MAIN		GPI020	P/U 8.2K VCC3
GP21	MAIN		GPI021	P/U 8.2K VCC3
GP22	MAIN	H-Z	GPI022	P/U 8.2K VCC3
GP23	MAIN		GPI023	N/A
GP24	STBY	L	GPI SKTOCC#	N/A
GP25	STBY		Mobile Only	N/A
GP26	STBY		Mobile Only	N/A
GP27	STBY	H	GPO GPIO27	P/U 8.2K 3VDUAL
GP28	STBY	H	GPO PWR LED	P/U 8.2K 3VDUAL
GP29	STBY	L	GPI GPIO29	N/A
GP30	STBY	H-Z	GPI Mobile Only	N/A
GP31	STBY	H-Z	GPI Mobile Only	N/A
GP32	MAIN	H	GPO N/A	N/A
GP33	MAIN	H	GPO N/A	N/A
GP34	MAIN	H-Z	GPI -PCI_STOP	P/U 8.2K VCC3
GP35	MAIN	L	GPO -ACZ_DET	P/U 8.2K VCC3
GP36	MAIN		GPI N/A	N/A
GP37	MAIN		GPI N/A	N/A
GP38	MAIN	H-Z	GPI PCIEX4 Detect	P/U 8.2K VCC3
GP39	MAIN	H-Z	GPI GPIO39	P/U 8.2K VCC3
GP40	STBY		NATIVE USB OC1#	N/A
GP41	STBY		NATIVE USB OC2#	N/A
GP42	STBY		NATIVE USB OC3#	N/A
GP43	STBY		NATIVE USB OC4#	N/A
GP44	STBY	L	NATIVE GPIO44	P/U 8.2K 3VDUAL
GP45	STBY		NATIVE GPIO45	P/U 8.2K 3VDUAL
GP46	STBY	L	NATIVE GPIO46	P/U 8.2K 3VDUAL
GP47	STBY		Mobile Only	N/A
GP48	MAIN	H-Z	IN GPIO48	P/U 8.2K 3VDUAL
GP49	MAIN	H-Z	IN GPIO49	P/U 8.2K 3VDUAL
GP50	MAIN		NATIVE -REQ1	P/U 2.2K VCC
GP51	MAIN	H	NATIVE -GNT1	N/A
GP52	MAIN		NATIVE -REQ2	P/U 2.2K VCC
GP53	MAIN	H	NATIVE -GNT2	N/A
GP54	MAIN		NATIVE -REQ3	P/U 2.2K VCC
GP55	MAIN	H	NATIVE -GNT3	N/A
GP56	STBY		NATIVE Mobile Only	N/A
GP57	STBY	H-Z	IN VCORE_OV1	P/U 8.2K 3VDUAL
GP58	STBY	H-Z	NATIVE F_USB_OC	P/U 8.2K 3VDUAL
GP59	STBY		NATIVE USB_OC0#	N/A
GP60	STBY	H-Z	NATIVE N/A(Reverse)	P/U 8.2K 3VDUAL
GP61	STBY	L	NATIVE -SUSTAT	N/A
GP62	STBY	L	NATIVE SUSCLK	N/A
GP63	STBY	L	NATIVE GPIO63	N/A
GP64	MAIN	L	NATIVE CLKOUTFLEX0	N/A
GP65	MAIN	L	NATIVE CLKOUTFLEX1	N/A
GP66	MAIN	L	NATIVE CLKOUTFLEX2	N/A
GP67	MAIN	L	NATIVE CLKOUTFLEX3	N/A
GP72	STBY	H-Z	NATIVE VCORE_OV4	P/U 8.2K 3VDUAL
GP73	STBY		Mobile Only	N/A
GP74	STBY	H-Z	NATIVE 1_05V_OV2	P/U 8.2K 3VDUAL
GP75	STBY	H-Z	NATIVE N/A(Reverse)	P/U 8.2K 3VDUAL


Super I/O ITE8720 GPIO Table

PIN NAME	USAGE	NOTE
SVC/PECI_RQT/GP14	-PECI_REQ	
PWROK1/GP13	PWROK1/ITE_PWROK	
KRST#/GP62	-KBRST	
SO/GP50	-ICH_SPI_CS	
IRTX/GP47/CE2_N/JP7	CEB_N	
GP46/IRRX	-LAN2_DSM	
PSION#/GP42	-PSON	
PWROK2#/GP41	PECI_CTL	
PCIRST3#/GP10/VDIMM_STR_EN	-PCIE_RST	
RSMRST#CIRRXL/GP55	-RSMRST	
PME#/GP54	-LPCPME	
PD5/GP75/BUSS00	N/A	

PIN NAME	USAGE	NOTE
FAN_TAC2/GP52	FANIO2	
FAN_TAC3/GP37	FANIO3	
VIDO3/FAN_TAC4/GP25/DSR2#	FANIO4	
FAN_CTL2/GP51	FANPWM2	
FAN_CTL3/GP36	FANPWM3	
VID4/GP34	BEEP-	
VID3/GP33	TURBO1	
VID2/GP32	TURBO0	
VCORE_GOOD/VID6/GP63	CPUT_LED1_C	
VID5/GP35	CPUT_LED2_C	
VID1/GP31	CPUT_LED3_C	
VID0/GP30	-LAN1_DSM	NBT_LED1_C
SLCT/GP80	CPU_LED1_C	
PE/GP81	CPU_LED2_C	
BUSY/GP82	CPU_LED3_C	
PD3/GP73/BUSSI1	SB_LED1_C	
PD4/GP74/BUSSI2	SB_LED2_C	
VCORE_EN/VID7/GP64	IT_GP64	SB_LED3_C
PD0/GP70	NB_LED1_C	
PD1/GP71	NB_LED2_C	
PD2/GP72/BUSSIO	NB_LED3_C	
GP22/SCK	LOW_PWR_1	
VIDO5/GP27/SIN2	LOW_PWR_2	
PCIRST2#/GP11	-PFMRST1	
PCIRST1#/GP12	-PFMRST2	
3VBSBW#/GP40	CSI_F0	BSEL166_1
SUSC#/GP53	CSI_F1	BSEL166_2
GP23/SI	BSEL166_3/CSISBSL	
VIDO0/GP20/CTS2#	CPUT_LED1_C	BSEL166_4
GP65/VDDA_EN/GB_01	MB_ID2	
PD6/GP76/BUSSO1	MB_ID3	
PD7/GP77/BUSSO2	MB_ID4	
AFD#/GP86/SMB_C_R	SEC_PIN	FST_2X8
INIT#/GP85/SMB_D_M	SEC_2x8	GTLREF_AD2
ACK#/GP83	DDR_LED1_C	
VIDO1/GP21/DCD2#	DDR_LED2_C	
STB#/GP87/SMB_C_M	DDR_LED3_C	
PWRON#/GP44	VCORE_OV1	
PANSWH#/GP43	PWRBTSW	
KDAT/GP61	-PWRBTSW	
KCLK/GP60	KDAT	
MDAT/GP57	KCLK	
MACL/GP56	MDAT	
GP66/VLDT_EN/GB_02	NBT_LED1_C	MCLK
SVD/PCIRSTIN#/CIRTX/GP15	PWM2_CR	
KDAT/GP61	PWM2_CR	
GP67/CPU_PG/GB_03	EN_LOADLINE	IT_GP67/-EN_PWM2
SLIN#/GP84/SMB_D_R	-EN_PWM2	
PSI_L/FAN_CLT5/CIRRXL2/GP16	-THERM	
VIDO4/GP26/SOUT2	DDR18V_PH2_EN	
VIDO2/FAN_TAC5/GP24/DSR2#	DDR18V_LED	
VIDO6/GP17/RI2#	1_1V_PH_EN	
VIDO7/JP6/DTR2#	JP6	
PD5/GP75/BUSS00	SB_LED3_C	



PWM各相位的擺法如下：



BIOS超電壓對應表：

線路圖名稱	BIOS選項
Vcore	CPU Vcore
CPU_VTT	CPU Termination
CPU_VAXG	CPU Graphic Core
VCC1_8_PCH	CPU PLL
VCC1_05_PCH	PCH core
3VDUAL	3VDUAL
DDR15V	DRAM voltage
DDRVTT	DRAM Terminatio
VREF_CA_A/VREF_CA_B	DRAM Address Ref
VREF_DQ_A/VREF_DQ_B	DRAM Data Ref

散熱模組料號：

Z77-D3H :  
PCH :  
12SP2-S05511-01R/02R/03R  
MOSFET :  
12SP2-S08924-01R/02R/03R

	3 pin FAN control	4 pin FAN control	FAN speed	Controller
CPU FAN	FANPWM1	FANPWM3	FANIO1	IT8720
	ICH_FAN_PWM2	ICH_FAN_PWM0	ICH_FAN_TACH0	PCH
SYS FAN	FANPWM2	N/A	FANIO2	IT8720
	ICH_FAN_PWM1	N/A	ICH_FAN_TACH1	PCH
PWR FAN	N/A	N/A	FANIO3	IT8720
			ICH_FAN_TACH2	PCH